

HEF4521B

24-stage frequency divider and oscillator

Rev. 04 — 21 April 2009

Product data sheet

1. General description

The HEF4521B consists of a chain of 24 toggle flip-flops with an overriding asynchronous master reset input (MR), and an input circuit that allows three modes of operation. The single inverting stage (A2 to Y2) will function as: a crystal oscillator, an input buffer for an external oscillator or in combination with A1 as an RC oscillator. The crystal oscillator operates in Low-power mode when pins V_{SS1} and V_{DD1} are supplied via external resistors.

Each flip-flop divides the frequency of the previous flip-flop by two, consequently the HEF4521B will count up to $2^{24} = 16777216$. The counting advances on the HIGH-to-LOW transition of the clock (A2). The outputs from each of the last seven stages (2^{18} to 2^{24}) are available for additional flexibility.

It operates over a recommended V_{DD} power supply range of 3 V to 15 V referenced to V_{SS} (usually ground). Unused inputs must be connected to V_{DD}, V_{SS}, or another input. It is also suitable for use over the full industrial (-40°C to $+85^{\circ}\text{C}$) temperature range.

2. Features

- Low power crystal oscillator operation
- Fully static operation
- 5 V, 10 V, and 15 V parametric ratings
- Standardized symmetrical output characteristics
- Operates across the full industrial temperature range -40°C to $+85^{\circ}\text{C}$
- Complies with JEDEC standard JESD 13-B
- ESD protection:
 - ◆ HBM JESD22-A114E exceeds 2000 V
 - ◆ MM JESD22-A115-A exceeds 200 V

3. Applications

- Industrial

4. Ordering information

Table 1. Ordering information

All types operate from -40°C to $+85^{\circ}\text{C}$.

Type number	Package		
	Name	Description	Version
HEF4521BP	DIP16	plastic dual in-line package; 16-leads (300 mil)	SOT38-4
HEF4521BT	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1

5. Functional diagram




Fig 1. Functional diagram





Fig 2. Schematic diagram of clock input circuitry

24-stage frequency divider and oscillator



001aae710

Fig 3. Logic diagram

6. Pinning information

6.1 Pinning




Fig 4. Pin configuration

6.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
MR	2	master reset input
V _{SS1}	3	ground supply voltage 1
V _{DD1}	5	supply voltage 1
Y1, Y2	7, 4	external oscillator connection
V _{ss}	8	ground supply voltage
A1, A2	9, 6	external oscillator connection
Q18 to Q24	10, 11, 12, 13, 14, 15, 1	output
V _{DD}	16	supply voltage

7. Count capacity

Table 3. Count capacity

Output	Count capacity
Q18	$2^{18} = 262144$
Q19	$2^{19} = 524288$
Q20	$2^{20} = 1048576$
Q21	$2^{21} = 2097152$
Q22	$2^{22} = 4194304$
Q23	$2^{23} = 8388608$
Q24	$2^{24} = 16777216$

8. Functional Test

A test function has been included to reduce the test time required to test all 24 counter stages. This test function divides the counter into three 8-stage sections by connecting V_{SS1} to V_{DD} and V_{DD1} to V_{SS}. 255 counts are loaded into each of the 8-stage sections in parallel via A2 (connected to Y2). All flip-flops are now at a HIGH level. The counter is now returned to the normal 24-stage in series configuration by connecting V_{SS1} to V_{SS} and V_{DD1} to V_{DD}. Entering one more pulse into input A2 will cause the counter to ripple from an all HIGH state to an all LOW state.

Table 4. Functional test sequence

Inputs		Control terminals			Outputs	Remarks
MR	A2	Y2	V _{SS1}	V _{DD1}	Q18 to Q24	
H	L	L	V _{DD}	V _{SS}	L	counter is in three 8-stage sections in parallel mode; A2 and Y2 are interconnected (Y2 is now input); counter is reset by MR.
L	see Remarks column	see Remarks column	V _{DD}	V _{SS}	H	255 pulses are clocked into A2, Y2. The counter advances on the LOW to HIGH transition.
L	L	L	V _{SS}	V _{SS}	H	V _{SS1} is connected to V _{SS} .
L	H	L	V _{SS}	V _{SS}	H	the input A2 is made HIGH.
L	H	L	V _{SS}	V _{DD}	H	V _{DD1} is connected to V _{DD} ; Y2 is now made floating and becomes an output; the device is now in the 2 ²⁴ mode.
L	↓		V _{SS}	V _{DD}	L	counter ripples from an all HIGH state to an all LOW state.

[1] H = HIGH voltage level; L = LOW voltage level; ↓ = HIGH to LOW transition.

9. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{DD}	supply voltage		-0.5	+18	V
I _{IK}	input clamping current	V _I < -0.5 V or V _I > V _{DD} + 0.5 V	-	10	mA
V _I	input voltage		-0.5	V _{DD} + 0.5	V
I _{OK}	output clamping current	V _O < -0.5 V or V _O > V _{DD} + 0.5 V	-	10	mA
I _{I/O}	input/output current		-	10	mA
I _{DD}	supply current	to any supply terminal	-	100	mA
T _{stg}	storage temperature		-65	+150	°C
T _{amb}	ambient temperature		-40	+85	°C
P _{tot}	total power dissipation	DIP16 package	[1] -	750	mW
		SO16 package	[2] -	500	mW
P	power dissipation	per output	-	100	mW

[1] For DIP16 package: P_{tot} derates linearly with 12 mW/K above 70 °C.

[2] For SO16 package: P_{tot} derates linearly with 8 mW/K above 70 °C.

10. Recommended operating conditions

Table 6. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{DD}	supply voltage		3	-	15	V
V _I	input voltage		0	-	V _{DD}	V
T _{amb}	ambient temperature	in free air	-40	-	+85	°C
Δt/ΔV	input transition rise and fall rate	V _{DD} = 5 V	-	-	3.75	ns/V
		V _{DD} = 10 V	-	-	0.5	ns/V
		V _{DD} = 15 V	-	-	0.08	ns/V

11. Static characteristics

Table 7. Static characteristics

V_{SS} = 0 V; V_I = V_{SS} or V_{DD} unless otherwise specified.

Symbol	Parameter	Conditions	V _{DD}	T _{amb} = -40 °C		T _{amb} = 25 °C		T _{amb} = 85 °C		Unit
				Min	Max	Min	Max	Min	Max	
V _{IH}	HIGH-level input voltage	I _O < 1 μA	5 V	3.5	-	3.5	-	3.5	-	V
			10 V	7.0	-	7.0	-	7.0	-	V
			15 V	11.0	-	11.0	-	11.0	-	V
V _{IL}	LOW-level input voltage	I _O < 1 μA	5 V	-	1.5	-	1.5	-	1.5	V
			10 V	-	3.0	-	3.0	-	3.0	V
			15 V	-	4.0	-	4.0	-	4.0	V
V _{OH}	HIGH-level output voltage	I _O < 1 μA	5 V	4.95	-	4.95	-	4.95	-	V
			10 V	9.95	-	9.95	-	9.95	-	V
			15 V	14.95	-	14.95	-	14.95	-	V
V _{OL}	LOW-level output voltage	I _O < 1 μA	5 V	-	0.05	-	0.05	-	0.05	V
			10 V	-	0.05	-	0.05	-	0.05	V
			15 V	-	0.05	-	0.05	-	0.05	V
I _{OH}	HIGH-level output current	V _O = 2.5 V	5 V	-1.7	-	-1.4	-	-1.1	-	mA
		V _O = 4.6 V	5 V	-0.52	-	-0.44	-	-0.36	-	mA
		V _O = 9.5 V	10 V	-1.3	-	-1.1	-	-0.9	-	mA
		V _O = 13.5 V	15 V	-3.6	-	-3.0	-	-2.4	-	mA
I _{OL}	LOW-level output current	V _O = 0.4 V	5 V	0.52	-	0.44	-	0.36	-	mA
		V _O = 0.5 V	10 V	1.3	-	1.1	-	0.9	-	mA
		V _O = 1.5 V	15 V	3.6	-	3.0	-	2.4	-	mA
I _I	input leakage current		15 V	-	0.3	-	0.3	-	1.0	μA
I _{DD}	supply current	I _O = 0 A	5 V	-	20	-	20	-	150	μA
			10 V	-	40	-	40	-	300	μA
			15 V	-	80	-	80	-	600	μA
C _I	input capacitance		-	-	-	-	7.5	-	-	pF

12. Dynamic characteristics

Table 8. Dynamic characteristics $V_{SS} = 0 \text{ V}$; $T_{amb} = 25^\circ\text{C}$; for test circuits see [Figure 6](#); unless otherwise specified.

Symbol	Parameter	Conditions	V_{DD}	Extrapolation formula	Min	Typ	Max	Unit
t_{PHL}	HIGH to LOW propagation delay	A2 to Q18; see Figure 5	5 V	[1] $923 \text{ ns} + (0.55 \text{ ns/pF}) C_L$	-	950	1900	ns
			10 V	$339 \text{ ns} + (0.23 \text{ ns/pF}) C_L$	-	350	700	ns
			15 V	$212 \text{ ns} + (0.16 \text{ ns/pF}) C_L$	-	220	440	ns
		Qn to Qn + 1; see Figure 5	5 V	$13 \text{ ns} + (0.55 \text{ ns/pF}) C_L$	-	40	80	ns
			10 V	$4 \text{ ns} + (0.23 \text{ ns/pF}) C_L$	-	15	30	ns
			15 V	$2 \text{ ns} + (0.16 \text{ ns/pF}) C_L$	-	10	20	ns
		MR to Qn	5 V	$93 \text{ ns} + (0.55 \text{ ns/pF}) C_L$	-	120	240	ns
			10 V	$44 \text{ ns} + (0.23 \text{ ns/pF}) C_L$	-	55	110	ns
			15 V	$32 \text{ ns} + (0.16 \text{ ns/pF}) C_L$	-	40	80	ns
		A1 to Y1; see Figure 5	5 V	$63 \text{ ns} + (0.55 \text{ ns/pF}) C_L$	-	90	180	ns
			10 V	$24 \text{ ns} + (0.23 \text{ ns/pF}) C_L$	-	35	70	ns
			15 V	$17 \text{ ns} + (0.16 \text{ ns/pF}) C_L$	-	25	50	ns
t_{PLH}	LOW to HIGH propagation delay	A2 to Q18; see Figure 5	5 V	[1] $923 \text{ ns} + (0.55 \text{ ns/pF}) C_L$	-	950	1900	ns
			10 V	$339 \text{ ns} + (0.23 \text{ ns/pF}) C_L$	-	350	700	ns
			15 V	$212 \text{ ns} + (0.16 \text{ ns/pF}) C_L$	-	220	440	ns
		Qn to Qn + 1; see Figure 5	5 V	$13 \text{ ns} + (0.55 \text{ ns/pF}) C_L$	-	40	80	ns
			10 V	$4 \text{ ns} + (0.23 \text{ ns/pF}) C_L$	-	15	30	ns
			15 V	$2 \text{ ns} + (0.16 \text{ ns/pF}) C_L$	-	10	20	ns
		A1 to Y1; see Figure 5	5 V	$33 \text{ ns} + (0.55 \text{ ns/pF}) C_L$	-	60	120	ns
			10 V	$19 \text{ ns} + (0.23 \text{ ns/pF}) C_L$	-	30	60	ns
			15 V	$12 \text{ ns} + (0.16 \text{ ns/pF}) C_L$	-	20	40	ns
		transition time	5 V	[1] $10 \text{ ns} + (1.00 \text{ ns/pF}) C_L$	-	60	120	ns
			10 V	$9 \text{ ns} + (0.42 \text{ ns/pF}) C_L$	-	30	60	ns
			15 V	$6 \text{ ns} + (0.28 \text{ ns/pF}) C_L$	-	20	40	ns
t_W	pulse width	A2 HIGH; minimum width; see Figure 5	5 V		80	40	-	ns
			10 V		40	20	-	ns
			15 V		30	15	-	ns
		MR HIGH; minimum width; see Figure 5	5 V		70	35	-	ns
			10 V		40	20	-	ns
			15 V		30	15	-	ns
t_{rec}	recovery time	MR; see Figure 5	5 V		+20	-10	-	ns
			10 V		+15	-5	-	ns
			15 V		15	0	-	ns
f_{max}	maximum frequency	A1; see Figure 5	5 V		6	12	-	MHz
			10 V		12	25	-	MHz
			15 V		17	35	-	MHz


[1] The typical values of the propagation delay and transition times are calculated from the extrapolation formulas shown (C_L in pF).

Table 9. Dynamic power dissipation P_D


P_D can be calculated from the formulas shown. $V_{SS} = 0 \text{ V}$; $t_f = t_r \leq 20 \text{ ns}$; $T_{amb} = 25^\circ\text{C}$.

Symbol	Parameter	V_{DD}	Typical formula for P_D (μW)	where:
P_D	dynamic power dissipation	5 V	$P_D = 1200 \times f_i + \Sigma(f_o \times C_L) \times V_{DD}^2$	f_i = input frequency in MHz,
		10 V	$P_D = 5100 \times f_i + \Sigma(f_o \times C_L) \times V_{DD}^2$	f_o = output frequency in MHz,
		15 V	$P_D = 13050 \times f_i + \Sigma(f_o \times C_L) \times V_{DD}^2$	C_L = output load capacitance in pF, V_{DD} = supply voltage in V, $\Sigma(C_L \times f_o)$ = sum of the outputs.

13. Waveforms



- a. Pulse widths, maximum frequency, recovery and transition times and A2 to Qn propagation delays




- b. A1 to Y1, MR to Qn and Qn to Qn + 1 propagation delays


Measurement points are given in [Table 10](#).

The logic levels V_{OH} and V_{OL} are typical output voltage levels that occur with the output load.

Fig 5. Waveforms showing measurement of dynamic characteristics



a. Input waveforms



b. Test circuit

Test data is given in [Table 10](#).

Definitions for test circuit:


C_L = Load capacitance including jig and probe capacitance;

R_T = Termination resistance should be equal to output impedance Z_o of the pulse generator.

Fig 6. **Test circuit for switching times****Table 10. Measurement points and test data**

Supply voltage	Input			Load
	V_I	V_M	t_r, t_f	
5 V to 15 V	V_{DD}	$0.5V_I$	$\leq 20\text{ ns}$	50 pF

14. Application information




(1) Optional for low power operation.

Fig 7. Crystal oscillator circuit

Table 11. Typical characteristics for crystal oscillator

See [Figure 7](#).

Parameter	500 kHz circuit	50 kHz circuit	Unit
Crystal characteristics			
Resonance frequency	500	50	kHz
Crystal cut	S	N	-
Equivalent resistance; RS	1	6.2	kΩ
External resistor/capacitor values			
RO	47	750	kΩ
CT	82	82	pF
CS	20	20	pF




$$f \approx \frac{I}{2.3 \times R_{TC} \times C}; R_S \geq 2R_{TC}, \text{ where:}$$

f is in Hz, R is in Ω , and C is in F.

$$R_S + R_{TC} < \frac{V_{IL(max)}}{I_{LI}}, \text{ where:}$$

$V_{IL(max)}$ = maximum input voltage LOW; and
 I_{LI} = input leakage current.

Fig 8. RC oscillator circuit




$V_{DD} = 10$ V; The test circuit is shown in [Figure 8](#).

(1) R_{TC} ; $C = 1$ nF; $R_S \approx 2 R_{TC}$.


(2) C ; $R_{TC} = 56$ k Ω ; $R_S = 120$ k Ω .

Fig 9. Oscillator frequency as a function of R_{TC} and C



$g_{fs} = d_{io}/d_{vi}$ with v_o constant (see Figure 11).

Fig 10. Test setup for measuring forward transconductance



- (1) Average + 2 s.
- (2) Average.
- (3) Average - 2 s, where 's' is the observed standard deviation.

Fig 11. Typical forward transconductance g_{fs} as a function of the supply voltage at $T_{amb} = 25^{\circ}\text{C}$




Fig 12. Voltage gain V_0/V_I as a function of supply voltage




Fig 13. Supply current as a function of supply voltage





Fig 14. Test setup for measuring the Figure 12 and Figure 13 graphs

15. Package outline

DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	b ₂	c	D ⁽¹⁾	E ⁽¹⁾	e	e ₁	L	M _E	M _H	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.02	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.1	0.3	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.03

Note

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT38-4						-95-01-14 03-02-13

Fig 15. Package outline SOT38-4 (DIP16)

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1




Fig 16. Package outline SOT109-1 (SO16)

16. Abbreviations

Table 12. Abbreviations

Acronym	Description
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model

17. Revision history

Table 13. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
HEF4521B_4	20090421	Product data sheet	-	HEF4521B_CNV_3
Modifications:		<ul style="list-style-type: none"> • The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. • Legal texts have been adapted to the new company name where appropriate. • Section 2 “Features” added. • Section 3 “Applications” added. • Package version SOT38-1 changed to SOT38-4 in Section 4, and Figure 15. Package SOT74 removed from Section 4. • Section 9 “Limiting values” and Section 11 “Static characteristics” added, taken from the HE4000B Family Specifications data sheet. • Section 16 “Abbreviations” added. 		
HEF4521B_CNV_3	19950101	Product specification	-	HEF4521B_CNV_2
HEF4521B_CNV_2	19950101	Product specification	-	-

18. Legal information

18.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

18.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

18.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

18.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

19. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

20. Contents

1	General description	1
2	Features	1
3	Applications	1
4	Ordering information	2
5	Functional diagram	2
6	Pinning information	4
6.1	Pinning	4
6.2	Pin description	4
7	Count capacity	4
8	Functional Test	5
9	Limiting values	5
10	Recommended operating conditions	6
11	Static characteristics	6
12	Dynamic characteristics	7
13	Waveforms	8
14	Application information	10
15	Package outline	13
16	Abbreviations	15
17	Revision history	15
18	Legal information	16
18.1	Data sheet status	16
18.2	Definitions	16
18.3	Disclaimers	16
18.4	Trademarks	16
19	Contact information	16
20	Contents	17

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

founded by

PHILIPS

© NXP B.V. 2009.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 21 April 2009

Document identifier: HEF4521B_4